EUV lithography is now used to manufacture the most advanced integrated circuits, including memory, logic and AI chips, but Moore’s Law demands constant improvements. The NXE system is our 0.33NA platform which continues to evolve with better throughput via greater EUV source power, smaller Edge Placement Errors (EPE) and higher uptime. One possibility for further EPE reduction is to increase image contrast through the use of advanced exposure methods such as Dual Monopole.
Speaker
Tim Brunner
Tim Brunner holds a B.A. from Carleton College and a Ph.D from MIT, all in physics. He has worked in the area of lithography for chip production since 1981. After many years at IBM, he joined ASML in 2019, working in the Technology Development Center.
Explore
New 3D Chips could Make Electronics Faster and more Energy-Efficient
Adam Zewe | MIT News
The low-cost, scalable technology can seamlessly integrate high-speed gallium nitride transistors onto a standard silicon chip.
Anantha Chandrakasan Named MIT Provost
Kathy Wren | MIT News
A faculty member since 1994, Chandrakasan has also served as dean of engineering and MIT’s inaugural chief innovation and strategy officer, among other roles.
Photonic Processor could Streamline 6G Wireless Signal Processing
Adam Zewe | MIT News
By performing deep learning at the speed of light, this chip could give edge devices new capabilities for real-time data analysis.